<%BANNER[top_768x90]%>
<%BANNER[left_160x600_1]%>
<%BANNER[banner_468x60_h]%>

Discussion

<%BANNER[fp_160x600_r_1]%>

Discussion on Article:
Intel Touts Application Targeted Accelerators, Vague on SSE5.

Started by: chips | Date 09/21/07 01:44:36 AM
Comments: 7 | Last Comment:  09/24/07 03:08:30 AM

Expand all threads | Collapse all threads

[1-5]

1. 
If you listen closely... you can hear several AMD fanboys whining on the background...
[Posted by: chips | Date: 09/21/07 01:44:36 AM]

2. 
Seems like a terrible idea.
An instruction for accelerating *one* specific encryption algorithm?
The thing about encryption algorithms is that they tend to change. The ones used 20 years ago aren't really good enough today. And 5 or 10 years from now? We'll just have a bunch of useless instructions, suitable for implementing obsolete algorithms.
[Posted by: grumpy | Date: 09/21/07 05:26:20 AM]

3. 
So will it be a repeat of AMD's 64-bit instructions.. when Integrated Electronic goes something like.. *we shall not use the AMD 64 bit instructions* ;P
[Posted by: Silver | Date: 09/21/07 04:39:12 PM]

4. 
That is a shame that Intel is dropping SSE SIMD instructions for in place instructions to speed up special encryption/decryption algorithms. Like someone said previously, encryptions and decryptions now will be obsolete tomorrow. It is best to keep on including more SIMD instructions to increase processor efficiency. IMHO, AMD is on to something about SSE5 providing more efficiency to the end user. Present and new encryption/decryption can use future SIMD instructions to speed them up. Adding encryption/decryption instructions in ROM will be a waste of space which will rarely be used in the future.

Intel needs to re-think.
[Posted by: linuxnerd | Date: 09/21/07 08:03:35 PM]
+ expand thread (2 answers)

5. 
They are doing this to win benchmarks what else?
[Posted by: Joker | Date: 09/24/07 03:08:30 AM]

[1-5]

You must log in to add comments.

Forgot password? Registration

remember me