<%BANNER[top_768x90]%>
<%BANNER[banner_468x60_h]%>
<%BANNER[article]%>

News

<%BANNER[fp_160x600_r_1]%>

AMD representatives already announced in mid January that Barcelona processors with B3 core stepping should start sampling this quarter. According to CNET.com referring to recent AMD officials’ statements, the company started sampling Barcelona processors based on B3 core stepping to its server partners last week.

Server Barcelona processors with new K10 micro-architecture didn’t really get widely spread yet because of the notorious “TLB bug” that resulted in stability loss in case all four processor cores were loaded heavily. This problem occurred mostly in the server segment that is why server solutions manufacturers looked forward to new B3 core stepping that was free from this unpleasant bug.

Dell and HP representatives confirmed that they were going to start shipping solutions on Barcelona processors with B3 core stepping in the first half of Q2 2008. So far they are receiving the samples, but by the beginning of Q2 they should already have enough of mass units available. "We expect to start shipping systems in early Q2," HP spokesman Eric Krueger said Thursday. "We are anxious to get these systems moving soon," he added. HP has had documentation on its site for almost a month describing the HP ProLiant DL585, which Krueger confirms will carry the Barcelona processor.

Desktop Phenom processors with B3 core stepping should appear only in Q2 2008. As for the triple-core Phenom 8xxx processors prepared for March launch, the first shipments using B2 stepping will go to the OEM segment, while retail customers will be getting CPUs with B3 core stepping next quarter.

<%BANNER[banner_468x60_f]%>

Discussion

<%BANNER[fp_160x600_r_2]%>
Comments currently: 8
Discussion started: 03/03/08 08:15:33 PM
Latest comment: 03/07/08 01:21:07 AM
Expand all threads | Collapse all threads

[1-6]

1. 
Take your time AMD... take your time...
[Posted by: black | Date: 03/03/08 08:15:33 PM]

2. 
I hope AMD looses phailure and brings something better next year.

Till then, ima have fun waiting for Isaiah.
[Posted by: Joz | Date: 03/03/08 08:37:03 PM]

3. 
And about time (though I don't remember ever reading that the bug actually caused problems in any of the reviews I've seen, with or without the BIOS patch). Hopefully they can get things going in the frequency department as well.
[Posted by: Ivan | Date: 03/04/08 03:55:21 AM]

4. 
"because of the notorious “TLB bug” that resulted in stability loss in case all four processor cores were loaded heavily"

So is a pre B3 tri-core Phenom affected by the TLB bug?
[Posted by: RadonPL | Date: 03/04/08 07:57:46 AM]
+ expand thread (2 answers)

5. 
Yeah, people have only been waiting how long? I mean seriously they got the first tape outs like last month, get to it AMD. I hope to see some 9550's without the TLB bug pretty soon, or I may even consider a Tri-Core part, without the TLB bug of course.
[Posted by: Megamanx00 | Date: 03/04/08 02:10:37 PM]

6. 
I was so looking forward to buying the new B3 Phenom but after looking at the huge differences in power draw compared to Penryn (more than double under load) I think I'll wait to see how the .45nm Phenom's go
[Posted by: alpha0ne | Date: 03/04/08 06:22:19 PM]

[1-6]

You must log in to add comments.

Forgot password? Registration

remember me



Latest News

Friday, October 10, 2008

11:56 pm | Disney Expects Blu-Ray Sales to Surpass DVD in Two Years. Disney Predicts Blu-Ray Domination Shortly

11:40 am | Apple Warns End-Users of Faulty Nvidia Graphics Processing Units. Apple Claims Nvidia Misinformed Company of Lack of Problems with GPUs

Thursday, October 9, 2008

4:50 pm | Consumer Electronics Devices Set to Get Wi-Fi Support – Analysts. Shipments of Consumer Electronics Devices with Wi-Fi to Reach 1 Billion by 2012, Says In-Stat

3:04 pm | Asustek Reveals Eee PC Aimed at Demanding End-Users. Asus Eee PC S101 Debuts, Show Style and Higher Price

11:56 am | Micron Plans Layoffs Amid Rumoured Plans to Acquire Qimonda. Micron Technology to Restructure Memory Operations